
BU2508FV,BU2507FV
Technical Note
4/8
www.rohm.com
2011.08 - Rev.C
2011 ROHM Co., Ltd. All rights reserved.
●Terminal Description
No
Terminal
name
Analog /
Digital
I/O
Description of terminal
Equivalent
circuit
1
VSS
Analog
-
DA converter lower standard voltage (VrefL) input terminal
6
2
AO2
Analog
O
10bit D/A output (CH2)
4
3
AO3(TEST1)
Analog
O
10bit D/A output (CH3) (BU2508FV : test terminal)
4
Reset
Digital
I
All ch analog output L fixed
2
5
AO4(TEST2)
Digital
I
10bit D/A output (CH4) (BU2508FV : test terminal)
4
6
AO5 (AO3)
Analog
O
10bit D/A output (CH5) (BU2508FV : 10bit D/A output (CH3))
4
7
VDD
Analog
-
DA converter upper standard voltage (VrefH) input terminal
5
8
VCC
-
Power source terminal
-
9
AO6 (AO4)
Analog
O
10bit D/A output (CH6) (BU2508FV : 10bit D/A output (CH4))
4
10
LD
Digital
I
When High level is input to LD terminal, the value of 14bit shift
register is loaded to decoder and D/A output register.
1
11
CLK
Digital
I
Shift clock input terminal. At rise of shift clock, the signal from DI
terminal is input to 14bit shift register.
1
12
DI
Digital
I
Serial data input terminal. Serial data whose data length is 14bit
(address 4bit + data 10bit) is input.
1
13
AO1
Analog
O
10bit D/A output (CH1)
4
14
GND
-
GND terminal
-
*In the case of BU2508FV, be sure to open TEST1 and TEST2 terminals.
●Equivalent Circuits
1
to
inside
2
to
inside
*1
3
from
inside
4
·
5
·
6
4
5
6
*1: 25k
at Vcc = 5.0V (changes according to voltage supplied)